Welcoming Repositories Index Verilog Ecosystem

Top Welcoming Open-Source Verilog Repositories

Top welcoming Verilog repositories. Scored by real 90-day external PR merge rates, maintainer review turnaround speed, and first-time contributor success.

Updated daily • Tue, 13 Oct 2026 UTC
Tracked Repos
28
>100 stars verified
Avg Merge Rate
34%
90-day external PRs
Open GFIs
4
Beginner friendly issues
Welcoming Tier
8
S & A Tier maintainers

Ranked Verilog Repositories

Showing top 28 of 28 ranked repositories

RankRepositoryTierScoreMerge RateGood First Issues
#1
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
A•Welcoming67.159.5%1
#2
FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket
A•Welcoming64.847.2%3
#3
An Open-source FPGA IP Generator
A•Welcoming61.790.9% -
#4
Amiga Minimig ported to the Tang Nano 20k FPGA
A•Welcoming61.568.4% -
#5
HDL libraries and projects
A•Welcoming59.345.5% -
#6A•Welcoming59.089.5% -
#7
OpenSTA engine
A•Welcoming55.540.0% -
#8
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
A•Welcoming55.39.1% -
#9
Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our door is wide open for backdoor scrutiny, be it related to RTL, embedded, build, bitstream or any other aspect of design and delivery package. Bujrum!
B•Solid49.8100.0% -
#10
FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)
B•Solid49.6100.0% -
#11
Greyhound on IHP SG13G2 0.13 μm BiCMOS process
B•Solid47.8100.0% -
#12
Netlist API (and more) for EDA flow development
B•Solid46.965.0% -
#13
A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
B•Solid46.533.3% -
#14
3-stage RV32IMACZb* processor with debug
B•Solid45.150.0% -
#15
Official GIT archive of 1541 ultimate II sources
C•Moderate38.763.1% -
#16
The USRP™ Hardware Driver Repository
D•Risky25.60.0% -
#17
Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.
D•Risky18.50.0% -
#18
OpenXuantie - OpenC910 Core
D•Risky15.70.0% -
#19
55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).
D•Risky13.40.0% -
#20
A small, light weight, RISC CPU soft core
D•Risky8.00.0% -
#21
Z80 open-source silicon clone. Goal is to become a silicon proven, pin compatible, open-source replacement for classic Z80.
D•Risky8.00.0% -
#22
Traces, schematics, and general infos about custom chips reverse-engineered from silicon
D•Risky8.00.0% -
#23
An AI accelerator implementation with Xilinx FPGA
D•Risky8.00.0% -
#24
The cheapest, clock-accurate FPGA replacement for PPU, created using reverse engineering.
D•Risky8.00.0% -
#25
pcileech-fpga with wireless card emulation
D•Risky7.50.0% -
#26
Full Transformer into a custom chip. microGPT in RTL, generating names on a Virtex-5 FPGA at ~56k tokens/second.
D•Risky7.50.0% -
#27
An open source library for image processing on FPGA.
D•Risky7.50.0% -
#28
An FPGA-based Field Oriented Control (FOC) for driving BLDC/PMSM motor. 基于FPGA的FOC控制器,用于驱动BLDC/PMSM电机。
D•Risky0.00.0% -

How to Get Your Verilog PR Merged

1
Check C-Rank™ First: Pick projects with S or A tiers to avoid maintainer ghosts and slow review cycles.
2
Run Local Verification: Ensure test suites and formatting linters pass before opening a pull request.
3
Submit in Maintainer Windows: Check the repository report card to submit when maintainers are most active.

Top Verilog Frameworks & Stacks

Get this week's top welcoming repos + fresh Good First Issues for Verilog

Free weekly email, scoped to Verilog. No account needed - confirm once and unsubscribe anytime.

Frequently Asked Questions: Verilog Open Source

What is the most welcoming Verilog open-source repository?

The highest-ranked Verilog repository on GetMerged is currently The-OpenROAD-Project/OpenROAD, with a C-Rank score of 67.1/100 and a 59.5% PR merge rate.

How can I find good first issues in Verilog?

You can browse verified beginner-friendly issues in Verilog by visiting our curated Good First Issues directory at getmerged.abhishekco.de/good-first-issue/verilog.

What makes a Verilog repository ‘Super Welcoming’ on GetMerged?

A ‘Super Welcoming’ (S-Tier) Verilog repository demonstrates an external PR merge rate above 80%, a median first response time within 24 to 48 hours, active review feedback, and clear onboarding documentation.